



Please type a plus sign (+) inside this box

PTO/SB/05 (12/97)
Approved for use through 9/30/00 OMB 0651-0032
Patent and Trademark Office U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control



Utility Patent Application Transmittal <small>(only for nonprovisional applications under 37 CFR 1.53(b))</small>	Attorney Docket No.	ROC9-2000-0158-IBM-191	Total Pages	
	Inventor (s) : Mark J. BAILEY, Michael John SHEA and Gerald Wayne SWIFT			
	TITLE: ENHANCED SURFACE LAMINAR CIRCUIT BOARD			

APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application contents.	Commissioner of Patents ADDRESS TO: Box Patent Application Washington, DC 20231	
<p>1. <input checked="" type="checkbox"/> Patent Application Fee Determination Record (Submit an original, and a duplicate for fee processing)</p> <p>2. <input checked="" type="checkbox"/> Specification [Total Pages 20] (preferred arrangement set forth below) - Descriptive title of the Invention - Cross References to Related Applications - Background of the Invention - Brief Summary of the Invention - Brief Description of the Drawings (if filed) - Detailed Description - Claim(s) - Abstract of the Disclosure</p> <p>3. <input checked="" type="checkbox"/> Drawing(s) Figures 1-9 [Total Sheets 9]</p> <p>4. Oath or Declaration [Total Sheets 3] <input checked="" type="checkbox"/> Newly executed (original or copy)</p> <div> 23995 PATENT TRADEMARK OFFICE</div>		ACCOMPANYING APPLICATION PARTS <p>8. <input checked="" type="checkbox"/> Assignment & Recordation Cover Sheet [Total pages 2]</p> <p>9. <input type="checkbox"/> Information Disclosure Statement (IDS)/PTO-1449 [Total Pages] [Total References]</p> <p>12. <input type="checkbox"/> Preliminary Amendment [Total Pages]</p> <p>13. <input checked="" type="checkbox"/> Return Receipt Postcard (MPEP 503)</p> <p>14. <input type="checkbox"/> Small Entity Statement(s) [Total Pages]</p> <p>15. <input type="checkbox"/> Certified Copy of Priority Document(s) The rights of priority are claimed under 35 U.S.C. § 119 of Japanese Application No. 050625/99 Filed February 26, 1999</p> <p>16. <input type="checkbox"/> Other: _____</p>

18. CORRESPONDENCE ADDRESS					
Please charge any deficiency to Deposit Account No. 09-0465 and notify us accordingly.					
NAME	Robert H. Berdo, Jr. (Reg. No. 38,075) - Rabin & Champagne, P.C.				
ADDRESS	Suite 500, 1101 14 th Street, N.W.				
CITY	Washington	STATE	D.C.	ZIPCODE	20005
COUNTRY	USA	TELEPHONE	(202) 659-1915	FACSI MILE	(202) 659-1898

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box CPA, Washington, DC 20231.

RABIN & CHAMPAGNE, P.C.

STEVEN M. RABIN
THOMAS M. CHAMPAGNE*
ROBERT H. BERDO, JR.
DAVID S. LEE *
QIXIA ZHANG, Pat. Agent (China)

*ADMITTED TO A BAR OTHER THAN D.C.

SUITE 500
1101 14TH STREET, N.W.
WASHINGTON, D.C. 20005

PATENT, TRADEMARK
AND COPYRIGHT LAW
TELEPHONE: (202) 659-1915
TELEFAX: (202) 659-1898
E-MAIL: rabinlaw@aol.com

August 31, 2000

Box PATENT APPLICATION

Assistant Commissioner of Patents

Washington, D.C. 20231

Attorney Reference: ROC9-2000-0158-IBM-191

Re: New Patent Application of: Mark J. BAILEY, Michael John SHEA
and Gerald Wayne SWIFT

Title: ENHANCED SURFACE LAMINAR CIRCUIT BOARD

Sir:

Please find attached hereto an application for patent which includes:
Specification, Claims, Assignment, Recordation Cover Sheet,
Declaration and Power of Attorney.

Drawings: 9 sheets, Figures 1-9.

Fee (see formula below)

Basic Fee \$345/690 \$ 690.00

Additional Fees:

Total number of claims: 22
in excess of 20: 2 times \$9/18 \$ 36.00

Number of independent claims: 3
in excess of 3: 0 times \$39/78 \$ 00.00


Multiple Dependent Claims \$130/260 \$ 00.00

An Assignment and recordation cover sheet are likewise enclosed;
Recording Fee \$40. \$ 40.00

TOTAL FEES FOR THE ABOVE APPLICATION \$ 766.00

Please charge the above fees to IBM Corporation Deposit Account No. 09-0465 and
notify us accordingly.

Respectfully submitted



Robert H. Berdo, Jr. (Registration No. 38,075)

RHB:rw

ENHANCED SURFACE LAMINAR CIRCUIT BOARD

Background of the Invention

1. Field of the Invention

The present invention relates to an enhanced surface laminar circuit board, and
5 in particular, to a surface laminar circuit board in which a conductive layer of the
surface laminar circuit board is removed in a region beneath a conductive pad.

2. Background Information

A printed circuit board (also known as a printed wiring board) is typically a flat
10 board having a front surface that has various electronic components, such as integrated
circuit chips, attached thereto and having electrically conductive pathways or wirings
(also known as traces) between the components, which are printed on the back and/or
front surface of the board.

The conventional printed circuit board is further typically formed of a plurality
15 of superposed, laminated and alternating layers of conductive and insulating materials.
The layers are each formed in discrete planes. For example, the conductive layers of a
typical printed circuit board may include one or more internal wiring planes (*i.e.*, a set
of wirings located in one plane), each of which includes a number of individual
conductive wirings. As mentioned above, the wirings are used to interconnect the
20 various electronic components locatable on the printed circuit board together, and allow
the transmission of electrical signals.

Further, the conductive layers of the printed circuit board may also include one
or more power planes and/or ground planes, which are typically sheets of conductive

material, such as copper. The power planes are used to supply power from the printed circuit board to the various electronic components located on the printed circuit board, whereas the ground planes serve as a ground potential for the various electronic components. The power planes and the ground planes may be located in different planes from the wiring planes, or may be located in the same plane as a respective wiring plane.

Each of the conductive layers of the printed circuit board are separated from the other overlying and/or underlying conductive layers by a respective layer of insulating material. Moreover, typically the printed circuit board will be provided with a number of plated mechanically-formed through holes and/or a number of plated mechanically-formed vias (*i.e.*, blind holes formed in the insulating layers and plated or filled with a conductive material). Each plated via and plated through hole is electrically coupled to a respective conductive layer, and is used to transmit power or electrical signals, through respective insulating layers, to and from the associated electrical components and/or between the respective conductive layers.

In general, the electronic components can be attached to the surface of the printed circuit board in two different manners. If the electronic components are of the type known as a pin-through-hole part, the board will be provided with a plurality of holes therethrough. The pin-through-hole part has legs (pins) which fit through the holes, and are soldered, for example, to secure the component to the board.

Alternatively, the parts may be attached to the board using surface mount technology (SMT). With this technology, the board, which may also include pin-through-hole-parts, is provided with a pad on a top or bottom surface thereof, on which a component

lead is placed for securing the component (known as a surface mounted component) to the board. The procedure associated with SMT includes, in general, the use of a screen printer, and one or more component placement machines, for example, a high-speed placer, and a general purpose placement machine. The screen printer applies solder
5 paste to a board, whereas the component placement machine populates the board with various components. After the board is completely populated with components, it is moved through an oven, where the solder paste is reflowed.

The aforementioned conventional printed circuit boards typically are limited in their density due to design constraints. Thus, so-called surface laminar circuit boards
10 have been developed. Surface laminar circuit boards are tailored to accept surface mounted components, and have an increased density over a standard printed circuit board. Surface laminar circuit boards are particularly useful in the areas of data processing, consumer, and telecommunications, where miniaturization is a strong driver.

15 The surface laminar circuit board builds on the standard printed circuit board to provide a high-density surface layer. The density is achieved by substituting micro photo-vias for plated through holes and mechanically formed vias, with a two- to three-times reduction in land diameter.

The manufacturing process of the surface laminar circuit board begins with a
20 standard printed circuit board, *i.e.*, a circuit board that includes a plurality of conductive layers separated by an insulating layer, such as an industry standard FR4 insulating layer. Typically, the standard printed circuit board will have a conductive layer, which will serve at least as a signal ground layer (*i.e.*, a ground plane), on its upper surface. A

liquid or film photosensitive dielectric material is applied over the upper surface, that is, in contact with the underlying signal ground layer. The photosensitive dielectric material is then patterned through exposure and development of the dielectric material to form micro photo-vias to the conductive signal ground layer directly below. Through
 5 holes may then be drilled, followed by a plating and etch process or pattern plate process to form the circuitry (*i.e.*, the pads and the signal traces of the surface laminar circuit board), with the dielectric layer separating the circuitry from the underlying signal ground layer.

This process can provide large numbers of small blind micro vias economically,
 10 consuming far less real estate than normal plated through holes and mechanically-formed vias. With blind micro photo-vias, real estate is consumed only on one side of the printed circuit board, whereas a plated through hole consumes real estate on all layers of the printed circuit board, even though the desired interconnection may be only from the top layer of the printed circuit board to the layer below. Further,
 15 the blind micro photo-vias of the surface laminar circuit board are smaller than mechanically-formed blind vias or plated through holes.

However, the known surface laminar circuit board has a high parasitic capacitance of the pads used to mount the surface mounted components. This is because the dielectric layer, which separates the signal ground layer from the pads and
 20 the signal traces (which are electrically coupled to the pads) is relatively thin. This places the signal ground layer very close to the signal traces (*i.e.*, currently about 40 micrometers). This closeness causes the pads to have a higher capacitance to ground (*i.e.*, parasitic capacitance) than with a standard printed circuit board, in which the

signal traces and pads have a larger separation to the signal ground layer (*i.e.*, the thickness of the insulating layer, which is about 100 micrometers or greater). This unwanted parasitic capacitance undesirably reduces frequency response. Therefore, there is need for a surface laminar circuit board mounting arrangement in which

5 parasitic capacitance of the pad is reduced.

Moreover, the dielectric layer, which separates the signal ground layer from the signal traces and pads, does not bond as well to copper as it does to an insulating layer, such as the FR-4 insulating layer. However, the signal ground layer is typically a solid sheet of copper, and conventionally separates the underlying insulating layer from the

10 overlying dielectric layer, so that the dielectric layer is formed on the signal ground layer. Typically, to increase the bonding strength of the dielectric layer to the copper signal ground layer, the signal ground layer is provided with a number of small holes. This allows a portion of the dielectric layer to bond directly to the insulating layer via the holes in the signal ground layer. However, this approach does not provide sufficient

15 contact area between the dielectric layer and the signal ground layer to provide a suitable bond, especially in a region of the pads. Thus, the bond between the dielectric layer of the conventional surface laminar circuit board and the signal ground layer is relatively weak, resulting in a weak bond strength of the pad to the circuit board.

Therefore, there is need for a surface laminar circuit board mounting

20 arrangement having an increased bond strength of the pad.

Summary Of The Invention

It is, therefore, a principle object of this invention to provide an enhanced surface laminar circuit board.

It is another object of the invention to provide an enhanced surface laminar
5 circuit board that solves the above mentioned problems.

These and other objects of the present invention are accomplished by the enhanced surface laminar circuit board disclosed herein.

According to one aspect of the invention, and in order to reduce parasitic capacitance between a yet-to-be formed conductive pad and the underlying signal
10 ground layer, and to improve the bonding strength of a yet-to-be deposited dielectric layer, a portion of the signal ground layer is removed, so as to form a hole in the signal ground layer. This hole is positioned so as to be in registration with the yet-to-be formed conductive pad, and is sized so that a major portion (over 50%, and preferably about 100%) of the conductive pad will be located in an area defined by the hole (*i.e.*,
15 either directly over or within the hole). Moreover, the hole exposes a substantial portion of the underlying insulating layer, which would conventionally be covered by the signal ground layer.

After the hole is formed in the signal ground layer, a liquid or film
20 photosensitive dielectric layer is applied over the signal ground layer, so as to fill the hole.

In an exemplary aspect of the invention, the hole formed within the signal ground layer is larger than the surface area of the yet-to-be formed conductive pad. As such, the dielectric layer, which exhibits a poor bonding strength with copper, but good

bonding capabilities to a conventional insulating material, will be in direct contact with, and positively bonded to the underlying insulating layer in a region of the hole. Thus, the dielectric layer is not as likely to delaminate as with the conventional arrangements. Therefore, this arrangement advantageously increases the bond of the dielectric layer to the underlying printed circuit board, especially in a region of the yet-to-be formed conductive pad.

In a further exemplary aspect the invention, the photosensitive dielectric layer is patterned to remove a portion of the dielectric layer, in a region of the hole, prior to forming the pads. As such, the pads can then be formed directly on the uppermost insulating layer. Since the conductive pads typically bond better to a conventional printed circuit board insulating material than to a photosensitive dielectric material, this arrangement advantageously further increases the bonding strength of the pads.

By removing the signal ground layer from directly under the pads, the cause of the high parasitic capacitance in the conventional surface laminar circuit board is eliminated. As such, a surface mounted component utilized with the present invention will have an increased frequency response.

Moreover, since the dielectric layer is bonded directly to the underlying insulating layer over a relatively large area, the bonding strength of the dielectric layer is increased, reducing the risk of delamination of the surface laminar circuit board, especially in a region of the pad.

Brief Description Of The Drawings

Fig. 1 is a sectional view of a conventional printed circuit board, having a signal ground layer on its upper surface.

Figure 2 is a sectional view of the printed circuit board shown in Figure 1, after
5 a portion of the signal ground layer has been removed to form a hole therein, in accordance with the present invention.

Figure 3 is a sectional view of the printed circuit board shown in Figure 2, after the depositing of a photosensitive dielectric layer.

Figure 4 is a sectional view of the printed circuit board shown in Figure 3, after
10 the formation of micro-vias in the photosensitive dielectric layer.

Figure 5 is a sectional view of the printed circuit board shown in Figure 4, after the formation of surface laminar circuitry, thus forming a surface laminar circuit board.

Figure 6 is a sectional view of the surface laminar circuit board shown in Figure 5, after the attachment of a surface mounted component.

15 Figure 7 is a sectional view of a further aspect of the invention, after the formation of micro-vias in the photosensitive dielectric layer, and removal of the dielectric layer in a region of the hole.

Figure 8 is a sectional view of the printed circuit board shown in Figure 7, after the formation of surface laminar circuitry, thus forming a surface laminar circuit board.

20 Figure 9 is a top-down view of the printed circuit board according to the present invention.

Detailed Description Of The Preferred Embodiments

The invention will now be described in more detail by way of example with reference to the embodiments shown in the accompanying figures. It should be kept in mind that the following described embodiments are only presented by way of example
5 and should not be construed as limiting the inventive concept to any particular physical configuration.

Further, in the application, the terms "upper", "lower", "front", "back", "over", "under", and similar such terms are not to be construed as limiting the invention to a particular orientation. Instead, these terms are used only on a relative basis.

10 The present invention improves upon a conventional surface laminar circuit board. The details of the conventional surface laminar circuit board are well known to those skilled in the art, and will only be briefly discussed in the paragraphs that follow. However, the following description of the conventional surface laminar circuit board is only exemplary. Thus, aspects of the current invention which utilize features of the
15 conventional surface laminar circuit board, and the methods of making the same, may be modified without departing from the spirit and scope of the invention.

Referring in particular to Figure 1, the surface laminar circuit board according to the present invention utilizes a conventional laminated printed circuit board 10, which is typically formed of a plurality of superposed, laminated and alternating layers of
20 conductive and insulative materials. In the exemplary embodiment, the conductive layers 12 of the printed circuit board 10 are separated from overlying and/or underlying conductive layers by a respective layer of insulating material 14. For example, such an insulating layer may be an industry standard FR4 insulating layer, comprised of

fiberglass epoxy material. Of course, other types of insulating layers may be utilized without departing from the spirit and scope of the invention.

Moreover, the conductive layers 12 include one or more wiring signal traces 12', for interconnecting various electronic components locatable on the printed circuit board 10 together, and allowing the transmission of electrical signals. Further, the conductive layers 12 of the exemplary printed circuit board also include at least a signal ground layer 12", which serves as a ground potential for the various electronic components to be populated on the board, and which is typically a sheet of conductive material, such as copper. As shown, the signal ground layer 12" is disposed on an outer surface of the conventional printed circuit board 10. Moreover, as is typical, the signal ground layer 12" is disposed in the same plane as one of the wiring signal traces 12', although it may also be located in a different plane from the wiring signal traces.

As will be appreciated, the arrangement and configuration of the various conductive layers 12 and insulating layers 14 is for explanatory purposes only. For example, there may be more or fewer of the respective layers 12, 14 than are shown. Moreover, the signal ground layer 12" and wiring signal traces 12' may be tailored in an infinite number of different configurations, without departing from the spirit of the invention.

Conventionally, the signal ground layer 12 " is disposed directly under the yet-to-be formed conductive pad, and separated therefrom using a yet-to-be formed dielectric layer. Referring to Figure 2, in order to reduce parasitic capacitance between the yet-to-be formed conductive pad and the underlying signal ground layer 12", and to improve the bonding strength of the yet-to-be deposited dielectric layer and conductive

pad, a portion of the signal ground layer 12" is removed, so as to form a hole 16 in the signal ground layer. This hole 16 is positioned so as to be in registration with the yet-to-be formed conductive pad, and is sized so that a major portion (over 50%, and preferably about 100%) of the conductive pad will be located in an area defined by the hole (*i.e.*, either directly on or in the hole). Moreover, the hole 16 exposes a substantial portion of the underlying insulating layer 14, which would conventionally be covered by the signal ground layer.

The hole 16 of the signal ground layer 12" can be formed in any conventional manner, and can have any desired shape. For example, the signal ground layer 12" can be etched to form the hole 16. Other methods of forming the hole 16 within the signal ground layer 12" are also within the scope of the present invention.

Referring to Figure 3, after the hole 16 of the signal ground layer 12" is formed, a liquid or film photosensitive dielectric layer 18 is applied over the signal ground layer 12", to a thickness of about 40 micrometers, for example, and so as to fill the hole 16. The dielectric layer 18 is used to separate yet-to-be formed circuitry from the signal ground layer 12" and from any previously exposed wiring signal traces 12'.

In an exemplary aspect of the invention, the hole 16 formed within the signal ground layer 12" is larger than the surface area of the yet-to-be formed conductive pad. As such, the dielectric layer 18, which exhibits a poor bonding strength with copper, but good bonding capabilities to a conventional insulating material, will be in direct contact with, and positively bonded to the underlying insulating layer 14 over a relatively large area in a region of the hole 16. Thus, the dielectric layer 18 is not as likely to delaminate as with the conventional arrangements. Therefore, this arrangement

advantageously increases the bond of the dielectric layer 18 to the underlying printed circuit board 10, especially in a region of the yet-to-be formed conductive pad.

Referring to Figure 4, the photosensitive dielectric layer 18 is then patterned in a conventional manner. For example, the dielectric layer 18 can be patterned through exposure and development of the dielectric material to form micro photo-vias 20 to the conductive signal ground layer 12" and/or signal traces 12' directly below.

Referring to Figure 5, through holes (not shown) may then be drilled through the circuit board, followed by a plating and etch process or pattern plate process, for example, to form the circuitry, *i.e.*, the pads 22 and the signal traces 24 of the surface laminar circuit board. As shown, the dielectric layer 18 separates the pads 22 from the underlying signal ground layer 12", and from the underlying insulating layer 14. Moreover, although not shown, it will be appreciated that the forming of the circuitry typically includes forming signal traces that are coupled to the pads 22, and which couple the pads to underlying circuitry, such as the wiring signal trace 12', by way of micro photo-vias 20.

As shown in Figure 6, a surface mounted electronic component 26 is then attached to the pads 22, in a conventional manner.

Referring to Figure 7, a further exemplary aspect the invention is illustrated. This aspect is identical to the previous exemplary embodiment, through the first three Figures. However, this exemplary embodiment includes patterning the photosensitive dielectric layer 18 to form micro photo-vias 20 to the conductive signal ground layer 12" and/or signal traces 12' directly below, and to remove the portion of the dielectric layer 18, in a region of the hole 16, prior to forming the pads 22. As such, as

shown in Figure 8, the pads 22 can then be formed directly on the uppermost insulating layer 14. Since the conductive pads typically bond better to a conventional printed circuit board insulating material than to a photosensitive dielectric material, this arrangement would further increase the bonding strength of the pads.

5 Figure 9 is a top-down view of an exemplary aspect of the invention, illustrating the positioning of the pads 16. As shown, the hole 16 has a rectangular shape. However, the hole 16 may have other shapes without departing from the invention.

By removing the signal ground layer 12" from directly under the pads 22, the cause of the high parasitic capacitance in the conventional surface laminar circuit board is eliminated. As such, a surface mounted component 26 utilized with the present invention will have an increased frequency response.

Moreover, as described in the first exemplary aspect of the invention, since the dielectric layer 18 can be bonded directly to the underlying insulating layer 14 over a relatively large area, the bonding strength of the dielectric layer is increased, reducing the risk of delamination of the surface laminar circuit board, especially in a region of the pads 22.

It should be understood, however, that the invention is not necessarily limited to the specific arrangement and components shown and described above, but may be susceptible to numerous variations within the scope of the invention. For example, the exemplary photosensitive dielectric layer, and the associated surface laminar circuitry, could be formed on both outer surfaces of the printed circuit board. Moreover, additional layers could be subsequently formed over the photosensitive dielectric layer,

and the associated surface laminar circuitry, without departing from the spirit and scope of the invention.

It will be apparent to one skilled in the art that the manner of making and using the claimed invention has been adequately disclosed in the above-written description of the preferred embodiments taken together with the drawings.

It will be understood that the above description of the preferred embodiments of the present invention are susceptible to various modifications, changes, and adaptations, and the same are intended to be comprehended within the meaning and range of equivalents of the appended claims.

What is claimed is:

- 1 1. A surface laminar circuit board, comprising:
 - 2 an insulating layer;
 - 3 a conductive layer disposed on an upper surface of said insulating layer, said
 - 4 conductive layer having a hole formed therein;
 - 5 a dielectric layer disposed on an upper surface of the conductive layer; and
 - 6 a conductive pad having a majority thereof within an area defined by an outer
 - 7 periphery of the hole, said conductive pad being for receiving a surface mounted
 - 8 component thereon.
- 1 2. The surface laminar circuit board of claim 1, wherein said dielectric layer is a
 - 2 photosensitive dielectric layer.
- 1 3. The surface laminar circuit board of claim 2, wherein said photosensitive
 - 2 dielectric layer is in direct contact with the insulating layer by way of the hole, and
 - 3 wherein said conductive pad is disposed directly on an upper surface of said
 - 4 photosensitive dielectric layer, said dielectric layer separating said conductive pad from
 - 5 said conductive layer and from said insulating layer.
- 1 4. The surface laminar circuit board of claim 2, wherein said conductive pad is
 - 2 disposed within the hole, and is in direct contact with the insulating layer.

1 5. The surface laminar circuit board of claim 1, wherein said insulating layer is
2 an FR4 insulating layer.

1 6. The surface laminar circuit board of claim 1, wherein said conductive layer
2 comprises a signal ground layer.

1 7. The surface laminar circuit board of claim 6, wherein said signal ground
2 layer is comprised of copper.

1 8. The surface laminar circuit board of claim 1, wherein said hole is formed by
2 etching.

1 9. The surface laminar circuit board of claim 2, wherein said photosensitive
2 dielectric layer has a thickness, in a region over the conductive layer, less than about 50
3 micrometers.

1 10. The surface laminar circuit board of claim 2, wherein said photosensitive
2 dielectric layer has a thickness, in a region over the conductive layer, equal to or less
3 than about 40 micrometers.

1 11. The surface laminar circuit board of claim 2, further comprising signal
2 traces disposed directly on said photosensitive dielectric layer.

1 12. The surface laminar circuit board of claim 1, wherein said conductive pad is
2 disposed completely within the area defined by the outer periphery of the hole.

1 13. A method of making a surface laminar circuit board, comprising:
2 providing a laminated printed circuit board having an insulating layer, and a
3 conductive layer over the insulating layer;
4 patterning the conductive layer to form a hole therein, and to expose a portion of
5 the insulating layer by way of the hole;
6 applying a dielectric layer over the patterned conductive layer and in direct
7 contact with the exposed portion of the insulating layer; and
8 forming a conductive pad with a majority thereof being disposed within an area
9 defined by an outer periphery of the hole.

1 14. The method of claim 13, wherein said forming a conductive pad forms the
2 conductive pad on the dielectric layer, with a majority of the conductive pad being
3 formed directly over the hole.

1 15. The method of claim 13, wherein said forming a conductive pad forms the
2 conductive pad on the insulating layer, and within the hole.

1 16. The method of claim 12, wherein the dielectric layer is a photosensitive
2 dielectric layer; further comprising exposing and developing the photosensitive
3 dielectric layer to form a micro photo-via in the photosensitive dielectric layer.

1 17. The method of claim 16, further comprising forming a signal trace on the
2 photosensitive dielectric layer and in electrical communication with the conductive
3 layer by way of the micro photo-via.

1 18. The method of claim 16, wherein said exposing and developing removes at
2 least a portion of the photosensitive dielectric layer from within the hole; and wherein
3 said forming a conductive pad forms the conductive pad on the insulating layer, and
4 within the hole.

1 19. The method of claim 13, further comprising attaching a surface mounted
2 component to the conductive pad.

1 20. A surface laminar circuit board, comprising:
2 an insulating layer;
3 a signal ground conductive layer disposed on an upper surface of said insulating
4 layer, said conductive layer having a hole formed therein;
5 a photosensitive dielectric layer disposed on an upper surface of the signal
6 ground conductive layer, said dielectric layer having a photo micro-via formed therein;
7 a signal trace disposed on said photosensitive dielectric layer, and being
8 electrically coupled with said signal ground conductive layer by way of said photo
9 micro-via;

ABSTRACT

A surface laminar circuit board includes an insulating layer, and a signal ground
conductive layer disposed on an upper surface of the insulating layer. The conductive
layer has a hole formed therein. A photosensitive dielectric layer is disposed on an
5 upper surface of the signal ground conductive layer. The dielectric layer has a photo
micro-via formed therein. A signal trace is disposed on the photosensitive dielectric
layer, and is electrically coupled with the signal ground conductive layer by way of the
photo micro-via. A conductive pad is provided, which has a majority thereof within an
area defined by an outer periphery of the hole. The conductive pad is electrically
10 coupled with the signal trace. A surface mounted component is mounted on the
conductive pad.




Figure 1
Prior Art




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6a




Fig. 7




Fig. 8

FIG. 9 is a perspective view of the device of FIG. 8, showing the device in a closed position. The device is shown in a perspective view, and the components are labeled with the same reference numerals as in FIG. 8. The device is shown in a closed position, and the components are labeled with the same reference numerals as in FIG. 8.




Fig. 9

Docket No.: ROC9-2000-0158-IBM-191

My residence, post office address and citizenship are as stated below next to my name. I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

the specification of which (check one)

_____ was filed on _____ as

and was amended on _____

(if applicable)

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, §1.56.

Prior Foreign Application(s) Priority Claimed
 ___(NONE)___ ___YES___NO
 (Number) (Country) (Day/Month/Year Filed)

I hereby claim the benefit under Title 35, United States Code, §120 of any United States Application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information material to the patentability of this application as defined in Title 37, Code of Federal Regulations, §1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

_____(NONE)_____
(Application Serial No.) (Filing Date) (Status) (Patented, Pending, Abandoned)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

(List name and registration number)

William J. McGinnis - 25,698	John E. Hoel - 26,279
Christopher J. Hughes - 26,914	Edward A. Pennington - 32,588
James R. Nock - 42,937	Joseph C. Redmond, Jr. - 18,753
Steven W. Roth - 34,712	Roy W. Truelson - 34,265
Robert H. Berdo, Jr. - 38,075	

Send Correspondence to:

Robert H. Berdo, Jr.
RABIN & CHAMPAGNE, P.C.
Suite 500, 1101 14th Street, N.W.
Washington, D.C. 20005

Direct Telephone Calls to:

Area Code 202 - 659- 1915

Full name of sole or first Inventor

Mark J. Bailey
Inventor's signature *M J Bailey*

Date 29 Aug 2000

Residence

418 W. Lyon Ave., Lake City, Minnesota 55041

Citizenship

USA

Post Office Address

Same as above

Full name of second Inventor

Michael John Shea

Inventor's signature

Michael John Shea

Date August 29, 2000

Residence

2025 42nd Street, N.W., Rochester, Minnesota 55901

Citizenship

USA

Post Office Address

Same as above

Full name of third Inventor

Gerald Wayne Swift

Inventor's signature

Gerald Wayne Swift

Date

August 29, 2000

Residence

15 Avocado Lane, Rolling Hills Estates, California 90274

Citizenship

USA

Post Office Address

Same as above

☒ This declaration ends with this page.